All-digital duty-cycle corrector with synchronous and high accuracy output for double date rate synchronous dynamic random-access memory application
نویسندگان
چکیده
منابع مشابه
Duty Cycle Corrector with Sar for Ddr Dram Application
Double Data Rate Dynamic Random Access Memory (DDR DRAM) has become important to develop a low-power high performance DCC(Duty Cycle Corrector) with better duty cycle accuracy. DDR DRAM increases the speed using Successive Approximation Register Duty Cycle Corrector (SAR DCC). The proposed DCC circuit will be implemented in a 0.18um CMOS process. Here, Adjuster circuit delay line is being modif...
متن کاملHigh-Performance DRAMs in Workstation Environments - Computers, IEEE Transactions on
ÐThis paper presents a simulation-based performance study of several of the new high-performance DRAM architectures, each evaluated in a small system organization. These small-system organizations correspond to workstation-class computers and use only a handful of DRAM chips (~10, as opposed to ~1 or ~100). The study covers Fast Page Mode, Extended Data Out, Synchronous, Enhanced Synchronous, D...
متن کاملAn Area-efficient DLL based on a Merged Synchronous Mirror Delay Structure for Duty Cycle Correction
A DLL(Delay Locked Loop) with DCC(Duty Cycle Correction) has become an essential block in high speed memory and digital circuits. An SMD(Synchronous Mirror Delay) structure is widely used both for skew reduction and for DCC. In this paper, an area-efficient DLL structure based on the merged dual SMD is proposed. The merged structure allows the forward delay array to be shared between the DLL an...
متن کاملSpeed Control of Permanent Magnet Synchronous Motor by Antiwindup PI Controller and Comparison with Fuzzy Controller
In this paper, the driver with antiwindup and fuzzy high-performance and robust PI controller has been suggested for Permanent Magnet Synchronous Motor (PMSM). This controller is suggested for the design of the robust driver for three phase PMSM and the cost reduction of its control system. It’s useful for the industrial application and automation and ultimately speed control and the improvemen...
متن کاملA Low Power DDR SDRAM Controller Design
This paper work leads to a working implementation of a Low Power DDR SDRAM Controller that is meant to be used as a reference for future implementations. . The DDR SDRAM is an enhancement to the traditional Synchronous DRAM. It supports data transfers on both edges of each clock cycle, effectively doubling the data throughput of the memory device. In this project Low Power Techniques are propos...
متن کامل